

CLAIMS

What is claimed is:

1. A method of programming non-volatile memory, comprising:
5 boosting a voltage potential of a channel of a first group of non-volatile storage elements;
trapping at least a portion of said voltage potential in a portion of said channel associated with a first subset of said first group of non-volatile storage elements; and
enabling programming of a second group of non-volatile storage elements
10 subsequent to said step of trapping.
2. A method according to claim 1, wherein:
said step of boosting includes applying a first boosting voltage to said first subset of said first group of non-volatile storage elements and applying a second boosting
15 voltage to a second subset of said first group of non-volatile storage elements.
3. A method according to claim 2, further comprising:
lowering said second boosting voltage prior to enabling programming to said second group of non-volatile storage elements, said step of lowering is commenced
20 subsequent to said step of trapping.
4. A method according to claim 3, wherein:
said lowering said second boosting voltage includes lowering said second boosting voltage for a first portion of said second subset and then lowering said second
25 boosting voltage for a second portion of said second subset.
5. A method according to claim 2, wherein:
said first boosting voltage is lower than said second boosting voltage.

6. A method according to claim 5, wherein:

said at least a portion of said voltage potential is higher than an isolated voltage potential of said portion of said channel associated with said first subset resulting from
5 applying said first boosting voltage and lower than an isolated voltage potential of a portion of said channel associated with said second subset resulting from applying said second boosting voltage.

7. A method according to claim 5, wherein:

10 said second boosting voltage is large enough to cause undesired programming of one or more non-volatile storage elements of said second subset of non-volatile storage elements when programming of said second subset is enabled.

8. A method according to claim 2, wherein:

15 said second subset includes all storage elements of said first group that are not included in said first subset.

9. A method according to claim 2, wherein:

said step of boosting further includes applying said first boosting voltage to a
20 third subset of said second group of non-volatile storage elements and applying said second boosting voltage to a fourth subset of said second group of non-volatile storage elements.

10. A method according to claim 9, wherein:

25 non-volatile storage elements of said first group share common word lines with corresponding non-volatile storage elements of said second group;

said first subset of said first group includes a non-volatile storage element to be inhibited; and

said third subset of said second group includes a non-volatile storage element to be programmed.

11. A method according to claim 2, wherein:

5 said step of boosting includes coupling said voltage potential onto said channel by applying said first boosting voltage and said second boosting voltage.

12. A method according to claim 1, further comprising:

10 inhibiting programming of said first group of non-volatile storage elements during at least a portion of said step of boosting; and

 inhibiting programming of said second group of non-volatile storage elements during at least a portion of said step of boosting.

13. A method according to claim 12, wherein:

15 said step of inhibiting programming of said first group includes applying a program inhibit voltage to a bit line of said first group; and

 said step of inhibiting programming of said second group includes applying a program inhibit voltage to a bit line of said second group;

20 14. A method according to claim 1, wherein:

 said step of trapping includes lowering a boosting voltage applied to at least one non-volatile storage element that bounds said first subset of non-volatile storage elements.

25 15. A method according to claim 14, wherein:

 said at least one non-volatile storage element is part of said first subset of said first group of non-volatile storage elements.

16. A method according to claim 14, wherein:

said at least one non-volatile storage element is part of a second subset of said first group of non-volatile storage elements.

5 17. A method according to claim 14, wherein:

said at least one non-volatile storage element includes a first storage element and a second storage element, said lowering includes lowering said boosting applied to said first non-volatile storage element prior to lowering said boosting voltage applied to said second non-volatile storage element.

10

18. A method according to claim 1, wherein:

said first group of non-volatile storage elements is a first string of NAND storage elements;

15 said second group of non-volatile storage elements is a second string of NAND storage elements;

said first subset of said first group includes a storage element to be inhibited;

said second group includes a storage element to be programmed;

said storage element to be inhibited and said storage element to be programmed are both coupled to a first word line; and

20 said step of boosting includes applying at least one boosting voltage to said first group and said second group while inhibiting programming to said first group and said second group.

19. A method according to claim 1, wherein:

25 said first group of non-volatile storage elements is a first string of NAND storage elements, said first group includes a second subset of non-volatile storage elements;

said second group of non-volatile storage elements is a second string of NAND storage elements, said second group includes a third and fourth subset of non-volatile

storage elements;

said first subset of said first group includes a storage element to be inhibited;

said third subset of said second group includes a storage element to be programmed;

5 said storage element to be inhibited and said storage element to be programmed are both coupled to a first word line; and

said step of boosting includes applying a first boosting voltage to said first subset of said first group and said third subset of said second group and applying a second boosting voltage to said second subset of said first group and said fourth subset of said
10 second group.

20. A method according to claim 1, wherein:

said first group of non-volatile storage elements is a first string of NAND storage elements, said first group includes a second subset of non-volatile storage elements;

15 said second group of non-volatile storage elements is a second string of NAND storage elements, said second group includes a third and fourth subset of non-volatile storage elements;

said first subset of said first group includes a storage element to be inhibited;

said first subset of said first group includes at least one bounding storage element;

20 said third subset of said second group includes a storage element to be programmed;

said storage element to be inhibited and said storage element to be programmed are both coupled to a first word line;

one or more first additional word lines couple to other storage elements of said
25 first subset of said first group and said third subset of said second group;

one or more second additional word lines couple to other storage elements of said second subset of said first group and said fourth subset of said second group;

said method further includes inhibiting programming of said first group of non-

volatile storage elements and said second group of non-volatile storage elements prior to said step of boosting;

said step of boosting includes applying a first boosting voltage to said first subset of said first group and said third subset of said second group and applying a second
5 boosting voltage to said second subset of said first group and said fourth subset of said second group;

said step of trapping includes lowering said first boosting voltage for said at least one bounding storage element; and

said method further includes lowering said second boosting voltage prior to
10 enabling programming to said second group of non-volatile storage elements, said step of lowering said second boosting voltage is commenced subsequent to said step of trapping.

21. A method according to claim 1, wherein:

said first group of non-volatile storage elements is a first string of NAND storage
15 elements, said first group includes a second subset of non-volatile storage elements;

said second group of non-volatile storage elements is a second string of NAND storage elements, said second group includes a third and fourth subset of non-volatile storage elements;

said first subset of said first group includes a storage element to be inhibited;
20 said second subset of said first group includes at least one bounding storage element that bounds said first subset;

said third subset of said second group includes a storage element to be programmed;

said storage element to be inhibited and said storage element to be programmed
25 are both coupled to a first word line;

one or more first additional word lines couple to other storage elements of said first subset of said first group and said third subset of said second group;

one or more second additional word lines couple to other storage elements of said

second subset of said first group and said fourth subset of said second group;

said method further includes inhibiting programming of said first group of non-volatile storage elements and said second group of non-volatile storage elements prior to said step of boosting;

5 said step of boosting includes applying a first boosting voltage to said first subset of said first group and said third subset of said second group and applying a second boosting voltage to said second subset of said first group and said fourth subset of said second group;

10 said step of trapping includes lowering said second boosting voltage for said at least one bounding storage element; and

 said method further includes lowering said second boosting voltage for all remaining storage elements of said second subset of said first group and said fourth subset of said second group prior to enabling programming to said second group, said step of lowering said second boosting voltage for all remaining storage elements is
15 commenced subsequent to said step of trapping.

22. A method according to claim 1, wherein:

 said first subset of said first group of non-volatile storage elements includes a storage element to be inhibited.

20

23. A method according to claim 22, wherein:

 said first subset of said first group of non-volatile storage elements further includes a source side non-volatile storage element adjacent to said storage element to be inhibited.

25

24. A method according to claim 22, wherein:

 said first subset of said first group of non-volatile storage elements further includes a drain side non-volatile storage element adjacent to said storage element to be

inhibited.

25. A method according to claim 22, wherein:

5 said first subset further includes two source side non-volatile storage elements adjacent to said storage element to be inhibited and two drain side non-volatile storage elements adjacent to said storage element to be inhibited.

26. A method according to claim 1, wherein:

10 said step of enabling programming to a second group includes applying a program enable voltage to a bit line of said second group.

27. A method according to claim 26, wherein:

said program enable voltage is zero volts.

15 28. A method according to claim 1, wherein:

said first group of non-volatile storage elements is a first string of NAND storage elements; and

said second group of non-volatile storage elements is a second string of NAND storage elements.

20

29. A method according to claim 1, wherein:

said first group of non-volatile storage elements and said second group of non-volatile storage elements are groups of flash memory devices.

25 30. A method according to claim 1, wherein:

said first group and said second group are part of an array of non-volatile storage elements;

said array is in communication with a host system; and

said array is removable from said host system.

31. A method according to claim 1, wherein:

said first group and said second group are part of an array of non-volatile storage
5 elements;

said array is in communication with a host system; and

said array is embedded in said host system.

32. A method according to claim 1, wherein:

10 said first group of non-volatile storage elements and said second group of non-volatile storage elements are groups of multi-state non-volatile storage elements.

33. A non-volatile memory system, comprising:

a first group of non-volatile storage elements, said first group including a first and
15 second subset of non-volatile storage elements, said first subset of said first group including a non-volatile storage element to be inhibited;

a second group of non-volatile storage elements, said second group including a third and fourth subset of non-volatile storage elements, said third subset of said second group including a non-volatile storage element to be programmed; and

20 a plurality of word lines coupled to said first group and said second group to apply one or more boosting voltages to raise a voltage potential of a channel of said first group, said plurality of word lines includes a first word line coupled to said storage element to be inhibited and to said storage element to be programmed, said first word line applies a program voltage to said storage element to be programmed during a program
25 operation, said plurality of word lines includes at least one bounding word line having said boosting voltage lowered thereon, prior to applying said program voltage on said first word line, in order to trap said voltage potential in a portion of said channel associated with said first subset of said first group.

34. A memory system according to claim 33, wherein:

said plurality of word lines includes a first plurality of word lines coupled to said first subset of said first group and said third subset of said second group to apply a first
5 boosting voltage; and

said plurality of word lines includes a second plurality of word lines coupled to said second subset of said first group and said fourth subset of said second group to apply a second boosting voltage.

10 35. A memory system according to claim 34, wherein:

said at least one bounding word line is part of said first plurality of word lines.

36. A memory system according to claim 34, wherein:

said at least one bounding word line is part of said second plurality of word lines.

15

37. A memory system according to claim 34, wherein:

said voltage potential of said channel is a capacitively coupled voltage potential resulting from said first boosting voltage and said second boosting voltage.

20 38. A memory system according to claim 34, wherein:

said voltage potential of said channel is higher than an isolated voltage potential of said portion of said channel associated with said first subset resulting from applying said first boosting voltage and lower than an isolated voltage potential of a portion of said channel associated with said second subset resulting from applying said second boosting
25 voltage.

39. A memory system according to claim 34, further comprising:

a plurality of bit lines including a first bit line coupled to said first group and a

second bit line coupled to said second group, said first bit line applies a program inhibit voltage to said first group and said second bit line applies a program inhibit voltage to said second group while said second plurality of word lines applies said second boosting voltage.

5

40. A memory system according to claim 34, further comprising:

a plurality of bit lines including a first bit line coupled to said first group and a second bit line coupled to said second group, said second bit line has a program enable voltage applied thereon subsequent to said second plurality of word lines having said second boosting voltage lowered thereon.

10

41. A memory system according to claim 40, wherein:

said second plurality of word lines has said second boosting voltage lowered thereon prior to said first word line applying said program voltage.

15

42. A memory system according to claim 41, wherein:

said second plurality of word lines applies a lower second boosting voltage while said second bit line has a program enable voltage applied thereon.

20

43. A memory system according to claim 34, wherein:

said at least one bounding word line includes a first bounding word line on a source side of said non-volatile storage element to be inhibited and a second bounding word line on a drain side of said non-volatile storage element to be inhibited.

25

44. A memory system according to claim 33, wherein:

said first group of non-volatile storage elements is a first string of NAND flash memory devices; and

said second group of non-volatile storage elements is a second string of NAND

flash memory devices.

45. A method according to claim 33, wherein:

5 said first group of non-volatile storage elements and said second group of non-volatile storage elements are groups of multi-state flash memory devices.

46. A method according to claim 33, wherein:

said first group and said second group are part of an array of non-volatile storage elements;

10 said array is in communication with a host system; and
said array is removable from said host system.

47. A method according to claim 33, wherein:

15 said first group and said second group are part of an array of non-volatile storage elements;

said array is in communication with a host system; and
said array is embedded in said host system.

48. A memory system, comprising:

20 a first means for storing information, said first means includes a first subset of non-volatile storage elements and a second subset of non-volatile storage elements, said first subset includes a storage element to be inhibited;

a second means for storing information, said second means includes a third subset of non-volatile storage elements and a fourth subset of non-volatile storage elements, said
25 third subset includes a storage element to be programmed; and

means for programming said first storage element while inhibiting said second storage element from being programmed by boosting a voltage potential of a channel of said first means, trapping at least a portion of said voltage potential in a portion of said

channel associated with said first subset of said first means, and enabling programming of said second means subsequent to trapping said voltage potential.

49. A memory system according to claim 48, wherein:

5 said means for programming boosts a voltage potential of said channel of said first means by applying a first boosting voltage to said first subset of said first group and a second boosting voltage to said second subset of said first group.

50. A memory system according to claim 49, wherein:

10 said means for programming traps at least a portion of said voltage potential by lowering said first boosting voltage on at least one word line bounding said first subset of said first means subsequent to boosting said voltage potential, said at least one word line is coupled to a non-volatile storage element of said first subset of said first means.

15 51. A memory system according to claim 49, wherein:

said means for programming traps at least a portion of said voltage potential by lowering said second boosting voltage on at least one word line bounding said first subset of said first means subsequent to boosting said voltage potential, said at least one word line is coupled to a non-volatile storage element of said second subset of said first means.

20 52. A method of programming non-volatile memory, comprising:

boosting a voltage potential of a channel of a first group of non-volatile storage elements by applying a first boosting voltage to a first plurality of word lines and a second boosting voltage to a second plurality of word lines, said first plurality of word lines is coupled to a first subset of non-volatile storage elements of said first group and a third subset of non-volatile storage elements of a second group of non-volatile storage elements, said second plurality of word lines is coupled to a second subset of non-volatile storage elements of said first group and a fourth subset of non-volatile storage elements

25

of said second group;

trapping at least a portion of said voltage potential in a portion of said channel of said first group associated with said first subset of non-volatile storage elements;

lowering said second boosting voltage; and

5 programming said storage element to be programmed subsequent to said step of lowering said second boosting voltage.

53. A method of programming non-volatile memory, comprising:

inhibiting programming of a first group of non-volatile storage elements and a
10 second group of non-volatile storage elements, said first group including a non-volatile storage element to be inhibited, said second group including a non-volatile storage element to be programmed;

applying a first boosting voltage to a first subset of non-volatile storage elements of said first group and a second boosting voltage to a second subset of non-volatile
15 storage elements of said first group to boost a voltage potential of a channel of said first group of non-volatile storage elements;

trapping said voltage potential in a portion of said channel associated with said first subset of storage elements;

lowering said second boosting voltage for said second subset; and

20 programming said second group of storage elements subsequent to said step of lowering said second boosting voltage.

54. A method according to claim 53, wherein:

said first group of non-volatile storage elements is a first string of NAND storage
25 elements;

said second group of non-volatile storage elements is a second string of NAND storage elements, said second group includes a third and fourth subset of non-volatile storage elements;

said first subset of said first group includes a storage element to be inhibited;
said first subset of said first group includes at least one bounding storage element;
said third subset of said second group includes a storage element to be
programmed;

5 said storage element to be inhibited and said storage element to be programmed
are both coupled to a first word line;

one or more first additional word lines couple to other storage elements of said
first subset of said first group and said third subset of said second group;

one or more second additional word lines couple to other storage elements of said
10 second subset of said first group and said fourth subset of said second group; and

said step of trapping includes lowering said first boosting voltage for said at least
one bounding storage element.

55. A method according to claim 53, wherein:

15 said first group of non-volatile storage elements is a first string of NAND storage
elements;

said second group of non-volatile storage elements is a second string of NAND
storage elements, said second group includes a third and fourth subset of non-volatile
storage elements;

20 said first subset of said first group includes said storage element to be inhibited;
said second subset of said first group includes at least one bounding storage
element that bounds said first subset;

said third subset of said second group includes a storage element to be
programmed;

25 said storage element to be inhibited and said storage element to be programmed
are both coupled to a first word line;

one or more first additional word lines couple to other storage elements of said
first subset of said first group and said third subset of said second group;

one or more second additional word lines couple to other storage elements of said second subset of said first group and said fourth subset of said second group;

said step of trapping includes lowering said second boosting voltage for said at least one bounding storage element; and

- 5 said step of lowering said second boosting voltage for said second subset comprises lowering said second boosting voltage for all remaining storage elements prior to programming said second group, said step of lowering said second boosting voltage for all remaining storage elements is commenced subsequent to said step of trapping.